

# EE 230

## Lecture 43

### Data Converters

#### Nonideal Effects

# Engineering Issues for Using Data Converters

## 1. Inherent with Data Conversion Process

- Amplitude Quantization
  - Time Quantization
- (Present even with Ideal Data Converters)



## → 2. Nonideal Components

- Uneven steps
  - Offsets
  - Gain errors
  - Response Time
  - Noise
- (Present to some degree in all physical Data Converters)

How do these issues ultimately impact performance ?

# Nonideal Transfer Characteristics


## Uneven Steps



Actual transfer characteristics can vary considerably from one device to another

# Nonideal Transfer Characteristics

## Uneven Steps



This is termed a nonlinearity in the data converter

Linearity metrics (specifications) include INL, DNL, THD and SFDR

# Integral Nonlinearity (INL)

$$INL = \max_{1 \leq k \leq N} \{ |INL_k| \}$$

Often expressed in LSB:


$$INL_{LSB} = \frac{INL}{X_{LSBF}}$$

where

$$X_{LSBF} = \frac{X_{OUT}(N) - X_{OUT}(1)}{N-1}$$

but

$$X_{LSBF} = \frac{X_{OUT}(N) - X_{OUT}(1)}{N-1} \approx \frac{X_{REF}}{2^n}$$



Linearity metrics:



INL  
DNL  
THD  
SFDR



$$INL_{LSB} \approx 2^n \frac{INL}{X_{REF}}$$

# Integral Nonlinearity (INL)

$$INL = \max_{1 \leq k \leq N} \{ |INL_k| \}$$

$$INL_{LSB} \cong 2^n \frac{INL}{X_{REF}}$$

What is the ideal INL?

$$INL_{IDEAL} = 0_{LSB}$$


What is an acceptable INL?

If  $INL < 0.5LSB$ , it is generally considered acceptable

This would be the quantization error for an n-bit ADC

What is the INL of a DAC?

Varies from part to part, often close to  $0.5LSB$ , occasionally better, but often worse - Given in Data Sheet




Linearity metrics:



- INL
- DNL
- THD
- SFDR

# Differential Nonlinearity (DNL)



Linearity metrics:  
INL  
DNL  
THD  
SFDR

→

$$DNL = \max_{1 < k \leq N} \left\{ \left| DNL_k \right| \right\}$$

$$DNL_{LSB} \cong 2^n \frac{DNL}{X_{REF}}$$

What is the IDEAL DNL of a DAC?

$$\text{Ideal DNL} = 0_{LSB}$$


What is an acceptable DNL of a DAC?

If  $DNL < 0.5LSB$ , it is generally considered acceptable

What is the INL of a DAC?

Varies from part to part, often close to  $0.5LSB$ , occasionally better, but often worse - Given in Data Sheet


# Characterization of Nonlinearities




Linearity Metrics for ADC and DAC are Analogous to Each Other




# Integral Nonlinearity (INL)



# Integral Nonlinearity (INL)



# Integral Nonlinearity (INL)




Linearity metrics:  
→ INL  
DNL  
THD  
SFDR

**What is the “gain” of an ideal ADC or an ideal DAC?**

- Can think of the gain as being ideally equal to 1
- Thus the horizontal and vertical deviations from a fit line are about the same
- For an ADC, vertical distance not defined AT transition points, horizontal distance only defined AT transition points

# Integral Nonlinearity (INL)




Linearity metrics:  
 → INL  
 DNL  
 THD  
 SFDR

$$INL_k = X_{TRAN}(k) - X_{FIT}(k)$$

$$X_{FIT}(k) = X_{TRAN}(1) + \left( \frac{k-1}{N-2} \right) [X_{TRAN}(N-1) - X_{TRAN}(1)]$$

# Integral Nonlinearity (INL)



Linearity metrics:

→ INL

DNL

THD

SFDR

$$INL_k = X_{TRAN}(k) - X_{FIT}(k)$$

$$INL = \max_{1 \leq k \leq N} \{|INL_k|\}$$


$$INL_{LSB} = \frac{INL}{X_{LSBF}}$$



$$INL_{LSB} \cong 2^n \frac{INL}{X_{REF}}$$

INL of an ideal ADC is 0



# Differential Nonlinearity (DNL)



$$DNL_k \cong X_{TRANS}(k) - X_{TRANS}(k-1) - X_{LSB}$$

$$DNL = \max_{1 < k \leq N} \{ |DNL_k| \}$$

# Equivalent Number of Bits -ENOB (based upon linearity)



Generally expect INL to be less than  $\frac{1}{2}$  LSB

If INL larger than  $\frac{1}{2}$  LSB, effective resolution is less than specified resolution

# Equivalent Number of Bits -ENOB (based upon linearity)

Consider initially the continuous INL definition for an ADC where the INL of an ideal ADC is  $X_{\text{LSB}}/2$

Assume 
$$\text{INL} = \theta X_{\text{REF}} = \nu X_{\text{LSBR}} = \nu \frac{X_{\text{REF}}}{2^n}$$

where  $X_{\text{LSBR}}$  is the LSB based upon the defined resolution,  $n$ .

Thus 
$$\theta = \frac{\nu}{2^n}$$

Define the LSB by 
$$x_{\text{LSB}} = \frac{x_{\text{REF}}}{2^{n_{\text{EQ}}}}$$

Thus 
$$\text{INL} = \theta 2^{n_{\text{EQ}}} X_{\text{LSB}}$$

Since an ideal ADC has an INL of  $X_{\text{LSB}}/2$ , express INL in terms of ideal ADC



$$\text{INL} = \left[ \theta 2^{(n_{\text{EQ}} + 1)} \right] \left( \frac{X_{\text{LSB}}}{2} \right)$$

Setting term in [ ] to 1, and substituting for  $\theta$ , can solve for  $n_{\text{EQ}}$  to obtain

$$\text{ENOB} = n_{\text{EQ}} = \log_2 \left( \frac{1}{2\theta} \right) = n - 1 - \frac{\log(\nu)}{\log(2)}$$



# Equivalent Number of Bits -ENOB (based upon linearity)



If  $v$  is the INL in LSB

$$ENOB = n-1 - \frac{\log_{10} v}{\log_{10} 2}$$

$v$        $res$

0.5	$n$
1	$n-1$
2	$n-2$
4	$n-3$
8	$n-4$
16	$n-5$



May 1999

## DAC0808 8-Bit D/A Converter

### General Description

The DAC0808 is an 8-bit monolithic digital-to-analog converter (DAC) featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with  $\pm 5V$  supplies. No reference current ( $I_{REF}$ ) trimming is required for most applications since the full scale output current is typically  $\pm 1$  LSB of  $255 I_{REF}/256$ . Relative accuracies of better than  $\pm 0.19\%$  assure 8-bit monotonicity and linearity while zero level output current of less than  $4 \mu A$  provides 8-bit zero accuracy for  $I_{REF} \geq 2$  mA. The power supply currents of the DAC0808 is independent of bit codes, and exhibits essen-

### Features

- Relative accuracy:  $\pm 0.19\%$  error maximum
- Full scale current match:  $\pm 1$  LSB typ
- Fast settling time: 150 ns typ
- Noninverting digital inputs are TTL and CMOS compatible
- High speed multiplying input slew rate: 8 mA/ $\mu s$
- Power supply voltage range:  $\pm 4.5V$  to  $\pm 18V$
- Low power consumption: 33 mW @  $\pm 5V$

## Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

### Power Supply Voltage

$V_{CC}$  +18 V<sub>DC</sub>

$V_{EE}$  -18 V<sub>DC</sub>

Digital Input Voltage, V<sub>5</sub>–V<sub>12</sub> -10 V<sub>DC</sub> to +18 V<sub>DC</sub>

Applied Output Voltage, V<sub>O</sub> -11 V<sub>DC</sub> to +18 V<sub>DC</sub>

Reference Current, I<sub>14</sub> 5 mA

Reference Amplifier Inputs, V<sub>14</sub>, V<sub>15</sub> V<sub>CC</sub>, V<sub>EE</sub>

Power Dissipation (Note 4) 1000 mW

ESD Susceptibility (Note 5) TBD

Storage Temperature Range -65°C to +150°C

Lead Temp. (Soldering, 10 seconds)

Dual-In-Line Package (Plastic) 260°C

Dual-In-Line Package (Ceramic) 300°C

Surface Mount Package

Vapor Phase (60 seconds) 215°C

Infrared (15 seconds) 220°C

## Operating Ratings

Temperature Range

DAC0808

$T_{MIN} \leq T_A \leq T_{MAX}$

$0 \leq T_A \leq +75^\circ\text{C}$

## Electrical Characteristics

( $V_{CC} = 5V$ ,  $V_{EE} = -15 V_{DC}$ ,  $V_{REF}/R14 = 2 \text{ mA}$ , and all digital inputs at high logic level unless otherwise noted.)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$E_r$	Relative Accuracy (Error Relative to Full Scale $I_O$ ) DAC0808LC (LM1408-8)	(Figure 4)				%
	Settling Time to Within $\frac{1}{2}$ LSB (Includes $t_{PLH}$ )	$T_A = 25^\circ\text{C}$ (Note 7), (Figure 5)		150	$\pm 0.19$	% ns
$t_{PLH}$ , $t_{PHL}$	Propagation Delay Time	$T_A = 25^\circ\text{C}$ , (Figure 5)		30	100	ns
$TCI_O$	Output Full Scale Current Drift			$\pm 20$		ppm/ $^\circ\text{C}$
MSB	Digital Input Logic Levels	(Figure 3)				
$V_{IH}$	High Level, Logic "1"		2			$V_{DC}$
$V_{IL}$	Low Level, Logic "0"				0.8	$V_{DC}$



# 2.5 V to 5.5 V, 400 $\mu$ A, 2-Wire Interface, Quad Voltage Output, 8-/10-/12-Bit DACs

## AD5306/AD5316/AD5326

### FEATURES

- AD5306: 4 buffered, 8-bit DACs in 16-lead TSSOP  
A version:  $\pm 1$  LSB INL; B version:  $\pm 0.625$  LSB INL
- AD5316: 4 buffered, 10-bit DACs in 16-lead TSSOP  
A version:  $\pm 4$  LSB INL; B version:  $\pm 2.5$  LSB INL
- AD5326: 4 buffered, 12-bit DACs in 16-lead TSSOP  
A version:  $\pm 16$  LSB INL; B version:  $\pm 10$  LSB INL
- Low power operation: 400  $\mu$ A @ 3 V, 500  $\mu$ A @ 5 V
- 2-wire (I<sup>2</sup>C<sup>®</sup>-compatible) serial interface
- 2.5 V to 5.5 V power supply
- Guaranteed monotonic by design over all codes
- Power-down to 90 nA @ 3 V, 300 nA @ 5 V ( $\overline{\text{PD}}$  pin or bit)
- Double-buffered input logic
- Buffered/unbuffered reference input options
- Output range: 0 V to  $V_{\text{REF}}$  or 0 V to  $2 V_{\text{REF}}$
- Power-on reset to 0 V
- Simultaneous update of outputs ( $\overline{\text{LDAC}}$  pin)

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

# SPECIFICATIONS

$V_{DD} = 2.5 \text{ V to } 5.5 \text{ V}$ ;  $V_{REF} = 2 \text{ V}$ ;  $R_L = 2 \text{ k}\Omega \text{ to GND}$ ;  $C_L = 200 \text{ pF to GND}$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

**Table 1.**

Parameter <sup>2</sup>	A Version <sup>1</sup>			B Version <sup>1</sup>			Unit	Conditions/Comments
	Min	Typ	Max	Min	Typ	Max		
DC PERFORMANCE <sup>3, 4</sup>								
AD5306								
Resolution		8			8		Bits	Guaranteed monotonic by design over all codes.
Relative Accuracy		$\pm 0.15$	$\pm 1$		$\pm 0.15$	$\pm 0.625$	LSB	
Differential Nonlinearity		$\pm 0.02$	$\pm 0.25$		$\pm 0.02$	$\pm 0.25$	LSB	
AD5316								
Resolution		10			10		Bits	Guaranteed monotonic by design over all codes.
Relative Accuracy		$\pm 0.5$	$\pm 4$		$\pm 0.5$	$\pm 2.5$	LSB	
Differential Nonlinearity		$\pm 0.05$	$\pm 0.5$		$\pm 0.05$	$\pm 0.5$	LSB	
AD5326								
Resolution		12			12		Bits	Guaranteed monotonic by design over all codes.
Relative Accuracy		$\pm 2$	$\pm 16$		$\pm 2$	$\pm 10$	LSB	
Differential Nonlinearity		$\pm 0.2$	$\pm 1$		$\pm 0.2$	$\pm 1$	LSB	
Offset Error		$\pm 5$	$\pm 60$		$\pm 5$	$\pm 60$	mV	$V_{DD} = 4.5 \text{ V}$ , gain = 2; see Figure 4 and Figure 5.
Gain Error		$\pm 0.3$	$\pm 1.25$		$\pm 0.3$	$\pm 1.25$	% of FSR	$V_{DD} = 4.5 \text{ V}$ , gain = 2; see Figure 4 and Figure 5.



## AC CHARACTERISTICS

$V_{DD} = 2.5 \text{ V to } 5.5 \text{ V}$ ;  $R_L = 2 \text{ k}\Omega \text{ to GND}$ ;  $C_L = 200 \text{ pF to GND}$ ; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

**Table 2.**

Parameter <sup>3</sup>	A, B Versions <sup>1, 2</sup>			Unit	Conditions/Comments
	Min	Typ	Max		
Output Voltage Settling Time					$V_{REF} = V_{DD} = 5 \text{ V}$
AD5306		6	8	$\mu\text{s}$	1/4 scale to 3/4 scale change (0x40 to 0xC0)
AD5316		7	9	$\mu\text{s}$	1/4 scale to 3/4 scale change (0x100 to 0x300)
AD5326		8	10	$\mu\text{s}$	1/4 scale to 3/4 scale change (0x400 to 0xC00)
Slew Rate		0.7		$\text{V}/\mu\text{s}$	
Major-Code Change Glitch Energy		12		$\text{nV}\cdot\text{s}$	1 LSB change around major carry
Digital Feedthrough		0.5		$\text{nV}\cdot\text{s}$	
Digital Crosstalk		0.5		$\text{nV}\cdot\text{s}$	
Analog Crosstalk		1		$\text{nV}\cdot\text{s}$	
DAC-to-DAC Crosstalk		3		$\text{nV}\cdot\text{s}$	
Multiplying Bandwidth		200		$\text{kHz}$	$V_{REF} = 2 \text{ V} \pm 0.1 \text{ V p-p}$ , unbuffered mode
Total Harmonic Distortion		-70		$\text{dB}$	$V_{REF} = 2.5 \text{ V} \pm 0.1 \text{ V p-p}$ , frequency = 10 kHz

# Spectral Characterization



Linearity metrics:  
INL  
DNL  
THD  
SFDR





⇒  
⇒

INL and DNL do not give a good indicator of linearity of a data converter in some (many) applications

THD and SFDR are alternate ways to characterize the linearity of a data converter



# Spectral Characterization



Linearity metrics:

- INL
- DNL
- THD
- SFDR

Two orange arrows point from the text above to the list of metrics.

$$X_{IN} = X_M \sin(\omega t + \theta)$$

If nonlinearities present,  $X_{OUT}$  given by

$$X_{OUT} = A_0 + A_1 \sin(\omega t + \theta + \gamma_1) + \sum_{k=2}^{\infty} A_k \sin(k\omega t + \theta + \gamma_k)$$

# Spectral Characterization

$$X_{\text{IN}} = X_M \sin(\omega t + \theta)$$

$$X_{\text{OUT}} = A_0 + A_1 \sin(\omega t + \theta + \gamma_1) + \sum_{k=2}^{\infty} A_k \sin(k\omega t + \theta + \gamma_k)$$

$A_k$ ,  $k > 1$  are all spectral distortion components

Generally only first few terms are large enough to represent significant distortion

$$THD = \frac{\sum_{k=2}^{\infty} A_k^2}{A_1^2} \qquad THD_{dB} = 10 \log_{10} \left( \frac{\sum_{k=2}^{\infty} A_k^2}{A_1^2} \right)$$

$$SFDR = \frac{|A_1|}{\max_{1 < k} \{|A_k|\}} \qquad SFDR_{dB} = 20 \log_{10} \left( \frac{|A_1|}{\max_{1 < k} \{|A_k|\}} \right)$$

# Spectral Characterization

$$X_{\text{IN}} = X_{\text{M}} \sin(\omega t + \theta)$$

$$X_{\text{OUT}} = A_0 + A_1 \sin(\omega t + \theta + \gamma_1) + \sum_{k=2}^{\infty} A_k \sin(k\omega t + \theta + \gamma_k)$$

Generally  $X_{\text{M}}$  is chosen nearly full-scale and input is offset by  $X_{\text{REF}}/2$

$$X_{\text{IN}} = \frac{X_{\text{REF}}}{2} + \left( \frac{X_{\text{REF}}}{2} - \varepsilon \right) \sin(\omega t + \theta)$$

Direct measurement of  $A_k$  terms not feasible

$A_k$  generally calculated from a large number of samples of  $X_{\text{OUT}}(t)$

# Spectral Characterization

$$X_{\text{IN}} = X_M \sin(\omega t + \theta)$$

$$X_{\text{OUT}} = A_0 + A_1 \sin(\omega t + \theta + \gamma_1) + \sum_{k=2}^{\infty} A_k \sin(k\omega t + \theta + \gamma_k)$$

Key theorem useful for spectral characterization

**Theorem:** If a periodic signal  $x(t)$  with period  $T=1/f$  is band-limited to frequency  $hf$  and if the signal is sampled  $N$  times over an integral number of periods,  $N_P$ , then

$$|A_m| = \frac{2}{N} |X(mN_P + 1)| \quad \text{for } 0 \leq m \leq h-1$$

where  $\langle X(k) \rangle_{k=1}^{N-1}$  is the DFT of the sampled sequence  $\langle x(kT_S) \rangle_{k=1}^{N-1}$  where  $T_S$  is the sampling period.

$$T_S = \frac{T \cdot N_P}{N}$$

# Spectral Characterization

$$X_{IN} = X_M \sin(\omega t + \theta)$$

$$X_{OUT} = A_0 + A_1 \sin(\omega t + \theta + \gamma_1) + \sum_{k=2}^{\infty} A_k \sin(k\omega t + \theta + \gamma_k)$$

Key theorem useful for spectral characterization

**Theorem:** If a periodic signal  $x(t)$  with period  $T=1/f$  is band-limited to frequency  $hf$  and if the signal is sampled  $N$  times over an integral number of periods,  $N_p$ , then

$$|A_m| = \frac{2}{N} |X(mN_p + 1)| \quad \text{for } 0 \leq m \leq h-1$$

where  $\langle X(k) \rangle_{k=1}^{N-1}$  is the DFT of the sampled sequence  $\langle x(kT_s) \rangle_{k=1}^{N-1}$  where  $T_s$  is the sampling period.

- This theorem is usually not stated although widely used
- Often this theorem is misunderstood or misused
- If hypothesis not exactly satisfied, major problems with trying to use this theorem

# Spectral Characterization

$$X_{IN} = X_M \sin(\omega t + \theta)$$

$$X_{OUT} = A_0 + A_1 \sin(\omega t + \theta + \gamma_1) + \sum_{k=2}^{\infty} A_k \sin(k\omega t + \theta + \gamma_k)$$

Key theorem useful for spectral characterization

**Theorem:** If a periodic signal  $x(t)$  with period  $T=1/f$  is band-limited to frequency  $hf$  and if the signal is sampled  $N$  times over an integral number of periods,  $N_p$ , then

$$|A_m| = \frac{2}{N} |X(mN_p + 1)| \quad \text{for } 0 \leq m \leq h-1$$

where  $\langle X(k) \rangle_{k=1}^{N-1}$  is the DFT of the sampled sequence  $\langle x(kT_s) \rangle_{k=1}^{N-1}$  where  $T_s$  is the sampling period.

- This theorem is usually not stated although widely used
- Often this theorem is misunderstood or misused
- If hypothesis not exactly satisfied, major problems with trying to use this theorem

# Spectral Characterization

## Key theorem useful for spectral characterization

**Theorem:** If a periodic signal  $x(t)$  with period  $T=1/f$  is band-limited to frequency  $hf$  and if the signal is sampled  $N$  times over an integral number of periods,  $N_p$ , then

$$|A_m| = \frac{2}{N} |X(mN_p + 1)| \quad \text{for } 0 \leq m \leq h-1$$

where  $\langle X(k) \rangle_{k=1}^{N-1}$  is the DFT of the sampled sequence  $\langle x(kT_s) \rangle_{k=1}^{N-1}$  where  $T_s$  is the sampling period.

- Usually  $N_p$  is a prime number (e.g. 11, 21, 29, 31)
- If  $N$  is a power of 2, the Fast Fourier Transform (FFT) is a computationally efficient method for calculating the DFT
- Often  $N=4096, 65,536, \dots$
- FFT is available in Matlab and as subroutines for C++

# Spectral Characterization

Key theorem useful for spectral characterization

**Theorem:** If a periodic signal  $x(t)$  with period  $T=1/f$  is band-limited to frequency  $hf$  and if the signal is sampled  $N$  times over an integral number of periods,  $N_p$ , then


$$|A_m| = \frac{2}{N} |X(mN_p + 1)| \quad \text{for } 0 \leq m \leq h-1$$

where  $\langle X(k) \rangle_{k=1}^{N-1}$  is the DFT of the sampled sequence  $\langle x(kT_s) \rangle_{k=1}^{N-1}$  where  $T_s$  is the sampling period.


$A_0, A_1, A_2, A_3, \dots$  are the magnitudes of the DFT elements  $X(0), X(N_p+1), X(2N_p+1), X(3N_p+1), \dots$  respectively



# Spectral Characterization



# Spectral Characterization



## Example

Determine the resolution of an ideal data converter needed for an electronic scale that can be used for weighing commodities at a grain elevator in Iowa that has a total scale capacity of 50 tons. Assume the scale is an electronic scale with a load cell whose output goes to a single ADC.

Additional information:

The State of Iowa stipulates that scales must be accurate to within  $\pm 0.1\%$  of full scale

Solution:

The accuracy requirement corresponds to  $\frac{1}{2}$  LSB. If 100% is full scale, then  $\frac{1}{2}$  LSB = 0.1%, thus 1 LSB = 0.2%. So, the resolution  $n$  must satisfy the relationship

$$\begin{aligned} X_{LSB} &= \frac{X_{REF}}{2^n} \\ 0.2\% &= \frac{100\%}{2^n} \\ n &= \frac{\log_{10}(500)}{\log_{10}(2)} = 8.96 \quad \longrightarrow \quad n=9 \end{aligned}$$

## Example

If the data converter is 9 bits,

- i. what is the worst-case error in the measurement of 50 bushels of corn on this scale
  - a) in pounds
  - b) In bushels
  - c) in %?
- ii If the market price of corn is \$3.50/bu, what is the worst-case financial impact of this error?

Solution:

Let  $e$  be the maximum error.

$$i. \quad e_{LBS} = \frac{50 \text{ tons} \cdot \frac{2000 \text{ lbs}}{\text{ton}}}{2^9} = \frac{100,000 \text{ lbs}}{512} = 195 \text{ lbs}$$

$$e_{BU} = 195 \text{ lbs} \cdot \frac{1 \text{ bu}}{56 \text{ lbs}} = 3.48 \text{ bu}$$

$$e_{PCT} = \frac{3.48 \text{ bu}}{50 \text{ bu}} \cdot 100\% = 6.9\%$$

## Example

If the data converter is 9 bits,

- i. what is the worst-case error in the measurement of 50 bushels of corn on this scale
  - a) in pounds
  - b) In bushels
  - c) in %?
- ii If the market price of corn is \$3.50/bu, what is the worst-case financial impact of this error?

Solution:

Let  $e$  be the maximum error.

ii.

$$e_{\text{Dollars}} = 3.48bu \cdot \frac{\$3.50}{bu} = \$12.20$$

**End of Lecture 43**